The field-effect transistor (FET) is a transistor that uses an electric field to control the electrical behaviour of the device. FETs are also known as unipolar transistors since they involve single-carrier-type operation. Many different implementations of field effect transistors exist. Field effect transistors generally display very high input impedance at low frequencies. The conductivity between the drain and source terminals is controlled by an electric field in the device, which is generated by the voltage difference between the body and the gate of the device.
- 2Basic information
- 3More about terminals
- 3.1Effect of gate voltage on current
- 3.2Effect of source/drain voltage on channel
- 3.1Effect of gate voltage on current
- 8Failure modes
- 10Source-gated transistor
The field-effect transistor was first patented by Julius Edgar Lilienfeld in 1926 and by Oskar Heil in 1934, but practical semiconducting devices (the junction field-effect transistors [JFETs]) were developed later after the transistor effect was observed and explained by the team of William Shockley at Bell Labs in 1947, immediately after the 20-year patent period eventually expired.
The first type of JFET was the static induction transistor (SIT), invented by Japanese engineers Jun-ichi Nishizawa and Y. Watanabe in 1950. The SIT is a type of JFET with a short channel length. The metal–oxide–semiconductor field-effect transistor (MOSFET), which largely superseded the JFET and had a profound effect on digital electronic development, was invented by Dawon Kahng and Martin Atalla in 1959.
FETs can be majority-charge-carrier devices, in which the current is carried predominantly by majority carriers, or minority-charge-carrier devices, in which the current is mainly due to a flow of minority carriers. The device consists of an active channel through which charge carriers, electrons or holes, flow from the source to the drain. Source and drain terminal conductors are connected to the semiconductor through ohmic contacts. The conductivity of the channel is a function of the potential applied across the gate and source terminals.
The FET’s three terminals are:
- source (S), through which the carriers enter the channel. Conventionally, current entering the channel at S is designated by IS.
- drain (D), through which the carriers leave the channel. Conventionally, current entering the channel at D is designated by ID. Drain-to-source voltage is VDS.
- gate (G), the terminal that modulates the channel conductivity. By applying voltage to G, one can control ID.
All FETs have source, drain, and gate terminals that correspond roughly to the emitter, collector, and base of BJTs. Most FETs have a fourth terminal called the body, base, bulk, or substrate. This fourth terminal serves to bias the transistor into operation; it is rare to make non-trivial use of the body terminal in circuit designs, but its presence is important when setting up the physical layout of an integrated circuit. The size of the gate, length L in the diagram, is the distance between source and drain. The width is the extension of the transistor, in the direction perpendicular to the cross section in the diagram (i.e., into/out of the screen). Typically the width is much larger than the length of the gate. A gate length of 1 µm limits the upper frequency to about 5 GHz, 0.2 µm to about 30 GHz.
The names of the terminals refer to their functions. The gate terminal may be thought of as controlling the opening and closing of a physical gate. This gate permits electrons to flow through or blocks their passage by creating or eliminating a channel between the source and drain. Electron-flow from the source terminal towards the drain terminal is influenced by an applied voltage. The body simply refers to the bulk of the semiconductor in which the gate, source and drain lie. Usually the body terminal is connected to the highest or lowest voltage within the circuit, depending on the type of the FET. The body terminal and the source terminal are sometimes connected together since the source is often connected to the highest or lowest voltage within the circuit, although there are several uses of FETs which do not have such a configuration, such as transmission gates and cascode circuits.
3.1 Effect of gate voltage on current
The FET controls the flow of electrons (or electron holes) from the source to drain by affecting the size and shape of a “conductive channel” created and influenced by voltage (or lack of voltage) applied across the gate and source terminals. (For simplicity, this discussion assumes that the body and source are connected.) This conductive channel is the “stream” through which electrons flow from source to drain.
In an n-channel “depletion-mode” device, a negative gate-to-source voltage causes a depletion region to expand in width and encroach on the channel from the sides, narrowing the channel. If the active region expands to completely close the channel, the resistance of the channel from source to drain becomes large, and the FET is effectively turned off like a switch (see right figure, when there is very small current). This is called “pinch-off”, and the voltage at which it occurs is called the “pinch-off voltage”. Conversely, a positive gate-to-source voltage increases the channel size and allows electrons to flow easily (see right figure, when there is a conduction channel and current is large).
In an n-channel “enhancement-mode” device, a conductive channel does not exist naturally within the transistor, and a positive gate-to-source voltage is necessary to create one. The positive voltage attracts free-floating electrons within the body towards the gate, forming a conductive channel. But first, enough electrons must be attracted near the gate to counter the dopant ions added to the body of the FET; this forms a region with no mobile carriers called a depletion region, and the voltage at which this occurs is referred to as the threshold voltage of the FET. Further gate-to-source voltage increase will attract even more electrons towards the gate which are able to create a conductive channel from source to drain; this process is called inversion.
In a p-channel “depletion-mode” device, a positive voltage from gate to body widens the depletion layer by forcing electrons to the gate-insulator/semiconductor interface, leaving exposed a carrier-free region of immobile, positively charged acceptor ions. Conversely, in a p-channel “enhancement-mode” device, a conductive region does not exist and negative voltage must be used to generate a conduction channel.
3.2 Effect of source/drain voltage on channel
For either enhancement- or depletion-mode devices, at drain-to-source voltages much less than gate-to-source voltages, changing the gate voltage will alter the channel resistance, and drain current will be proportional to drain voltage (referenced to source voltage). In this mode the FET operates like a variable resistor and the FET is said to be operating in a linear mode or ohmic mode.
If drain-to-source voltage is increased, this creates a significant asymmetrical change in the shape of the channel due to a gradient of voltage potential from source to drain. The shape of the inversion region becomes “pinched-off” near the drain end of the channel. If drain-to-source voltage is increased further, the pinch-off point of the channel begins to move away from the drain towards the source. The FET is said to be in saturation mode; although some authors refer to it as active mode, for a better analogy with bipolar transistor operating regions. The saturation mode, or the region between ohmic and saturation, is used when amplification is needed. The in-between region is sometimes considered to be part of the ohmic or linear region, even where drain current is not approximately linear with drain voltage.
Even though the conductive channel formed by gate-to-source voltage no longer connects source to drain during saturation mode, carriers are not blocked from flowing. Considering again an n-channel enhancement-mode device, a depletion region exists in the p-type body, surrounding the conductive channel and drain and source regions. The electrons which comprise the channel are free to move out of the channel through the depletion region if attracted to the drain by drain-to-source voltage. The depletion region is free of carriers and has a resistance similar to silicon. Any increase of the drain-to-source voltage will increase the distance from drain to the pinch-off point, increasing the resistance of the depletion region in proportion to the drain-to-source voltage applied. This proportional change causes the drain-to-source current to remain relatively fixed, independent of changes to the drain-to-source voltage, quite unlike its ohmic behavior in the linear mode of operation. Thus, in saturation mode, the FET behaves as a constant-current source rather than as a resistor, and can effectively be used as a voltage amplifier. In this case, the gate-to-source voltage determines the level of constant current through the channel.
FETs can be constructed from various semiconductors, with silicon being by far the most common. Most FETs are made by using conventional bulk semiconductor processing techniques, using a single crystal semiconductor wafer as the active region, or channel.
Among the more unusual body materials are amorphous silicon, polycrystalline silicon or other amorphous semiconductors in thin-film transistors or organic field-effect transistors (OFETs) that are based on organic semiconductors; often, OFET gate insulators and electrodes are made of organic materials, as well. Such FETs are manufactured using a variety of materials such as silicon carbide (SiC), gallium arsenide (GaAs), gallium nitride (GaN), and indium gallium arsenide (InGaAs).
In June 2011, IBM announced that it had successfully used graphene-based FETs in an integrated circuit. These transistors are capable of about 2.23 GHz cutoff frequency, much higher than standard silicon FETs.
The channel of a FET is doped to produce either an n-type semiconductor or a p-type semiconductor. The drain and source may be doped of opposite type to the channel, in the case of enhancement mode FETs, or doped of similar type to the channel as in depletion mode FETs. Field-effect transistors are also distinguished by the method of insulation between channel and gate. Types of FETs include:
- The JFET (junction field-effect transistor) uses a reverse biased p–n junction to separate the gate from the body.
- The MOSFET (metal–oxide–semiconductor field-effect transistor) utilizes an insulator (typically SiO2) between the gate and the body.
- The MNOS metal–nitride–oxide–semiconductor transistor utilizes an nitride-oxide layer insulator between the gate and the body.
- The DGMOSFET (dual-gate MOSFET), a FET with two insulated gates.
- The DEPFET is a FET formed in a fully depleted substrate and acts as a sensor, amplifier and memory node at the same time. It can be used as an image (photon) sensor.
- The FREDFET (fast-reverse or fast-recovery epitaxial diode FET) is a specialized FET designed to provide a very fast recovery (turn-off) of the body diode.
- The HIGFET (heterostructure insulated-gate field-effect transistor) is now used mainly in research.
- The MODFET (modulation-doped field-effect transistor) is a high-electron-mobility transistor using a quantum well structure formed by graded doping of the active region.
- The TFET (tunnel field-effect transistor) is based on band-to-band tunneling.
- The IGBT (insulated-gate bipolar transistor) is a device for power control. It has a structure akin to a MOSFET coupled with a bipolar-like main conduction channel. These are commonly used for the 200–3000 V drain-to-source voltage range of operation. Power MOSFETs are still the device of choice for drain-to-source voltages of 1 to 200 V.
- The HEMT (high-electron-mobility transistor), also called a HFET (heterostructure FET), can be made using bandgap engineering in a ternary semiconductor such as AlGaAs. The fully depleted wide-band-gap material forms the isolation between gate and body.
- The ISFET (ion-sensitive field-effect transistor) can be used to measure ion concentrations in a solution; when the ion concentration (such as H+, see pH electrode) changes, the current through the transistor will change accordingly.
- The BioFET (Biologically sensitive field-effect transistor) is a class of sensors/biosensors based on ISFET technology which are utilized to detect charged molecules; when a charged molecule is present, changes in the electrostatic field at the BioFET surface result in a measurable change in current through the transistor. These include EnFETs, ImmunoFETs, GenFETs, DNAFETs, CPFETs, BeetleFETs, and FETs based on ion-channels/protein binding.
- The MESFET (metal–semiconductor field-effect transistor) substitutes the p–n junction of the JFET with a Schottky barrier; and is used in GaAs and other III-V semiconductor materials.
- The NOMFET is a nanoparticle organic memory field-effect transistor.
- The GNRFET (graphene nanoribbon field-effect transistor) uses a graphene nanoribbon for its channel.
- The VeSFET (vertical-slit field-effect transistor) is a square-shaped junctionless FET with a narrow slit connecting the source and drain at opposite corners. Two gates occupy the other corners, and control the current through the slit.
- The CNTFET (carbon nanotube field-effect transistor).
- The OFET (organic field-effect transistor) uses an organic semiconductor in its channel.
- The DNAFET (DNA field-effect transistor) is a specialized FET that acts as a biosensor, by using a gate made of single-strand DNA molecules to detect matching DNA strands.
- The QFET (quantum field effect transistor) takes advantage of quantum tunneling to greatly increase the speed of transistor operation by eliminating the traditional transistor’s area of electron conduction.
- The SB-FET (Schottky-barrier field-effect transistor) is a field-effect transistor with metallic source and drain contact electrodes, which create Schottky barriers at both the source-channel and drain-channel interfaces.
- The GFET is a highly sensitive graphene-based field effect transistor used as biosensors and chemical sensors. Due to the 2 dimensional structure of graphene, along with its physical properties, GFETs offer increased sensitivity, and reduced instances of ‘false positives’ in sensing applications.
One advantage of the FET is its high gate to main current resistance, on the order of 100 MΩ or more, thus providing a high degree of isolation between control and flow. Because base current noise will increase with shaping time, a FET typically produces less noise than a bipolar junction transistor (BJT), and is thus found in noise sensitive electronics such as tuners and low-noise amplifiers for VHF and satellite receivers. It is relatively immune to radiation. It exhibits no offset voltage at zero drain current and hence makes an excellent signal chopper. It typically has better thermal stability than a BJT. Because they are controlled by gate charge, once the gate is closed or opened, there is no additional power draw, as there would be with a bipolar junction transistor or with non-latching relays in some states. This allows extremely low-power switching, which in turn allows greater miniaturization of circuits because heat dissipation needs are reduced compared to other types of switches.
It has a relatively low gain–bandwidth product compared to a BJT. The MOSFET has a drawback of being very susceptible to overload voltages, thus requiring special handling during installation. The fragile insulating layer of the MOSFET between the gate and channel makes it vulnerable to electrostatic discharge or changes to threshold voltage during handling. This is not usually a problem after the device has been installed in a properly designed circuit.
FETs often have a very low “on” resistance and have a high “off” resistance. However, the intermediate resistances are significant, and so FETs can dissipate large amounts of power while switching. Thus efficiency can put a premium on switching quickly, but this can cause transients that can excite stray inductances and generate significant voltages that can couple to the gate and cause unintentional switching. FET circuits can therefore require very careful layout and can involve trades between switching speed and power dissipation. There is also a trade-off between voltage rating and “on” resistance, so high-voltage FETs have a relatively high “on” resistance and hence conduction losses.
FETs are relatively robust, especially when operated within the temperature and electrical limitations defined by the manufacturer (proper derating). However, modern FET devices can often incorporate a body diode as part of the overall functionality. If the characteristics of the body diode are not taken into consideration, the FET can experience slow body diode behavior, where a parasitic transistor will turn on and allow high current to be drawn from drain to source when the FET is off.
The most commonly used FET is the MOSFET. The CMOS (complementary metal oxide semiconductor) process technology is the basis for modern digital integrated circuits. This process technology uses an arrangement where the (usually “enhancement-mode”) p-channel MOSFET and n-channel MOSFET are connected in series such that when one is on, the other is off.
In FETs, electrons can flow in either direction through the channel when operated in the linear mode. The naming convention of drain terminal and source terminal is somewhat arbitrary, as the devices are typically (but not always) built symmetrically from source to drain. This makes FETs suitable for switching analog signals between paths (multiplexing). With this concept, one can construct a solid-state mixing board, for example.
A common use of the FET is as an amplifier. For example, due to its large input resistance and low output resistance, it is effective as a buffer in common-drain (source follower) configuration.
IGBTs are used in switching internal combustion engine ignition coils, where fast switching and voltage blocking capabilities are important.
Source-gated transistors are more robust to manufacturing and environmental issues in large-area electronics such as display screens, but are slower in operation than FETs.
- Junction Field-Effect Devices, Semiconductor Devices for Power Conditioning, 1982
- 1960 – Metal Oxide Semiconductor (MOS) Transistor Demonstrated – The Silicon Engine | Computer History Museum
- Jacob Millman (1985). Electronic devices and circuits. Singapore: McGraw-Hill International. p. 397. ISBN 0-07-085505-6.
- Millman (1985). Electronic devices and circuits. Singapore: McGraw-Hill. pp. 384–385. ISBN 0-07-085505-6.
- C Galup-Montoro; Schneider MC (2007). MOSFET modeling for circuit analysis and design. London/Singapore: World Scientific. p. 83. ISBN 981-256-810-7.
- Norbert R Malik (1995). Electronic circuits: analysis, simulation, and design. Englewood Cliffs, NJ: Prentice Hall. pp. 315–316. ISBN 0-02-374910-5.
- RR Spencer; Ghausi MS (2001). Microelectronic circuits. Upper Saddle River NJ: Pearson Education/Prentice-Hall. p. 102. ISBN 0-201-36183-3.
- A. S. Sedra; K.C. Smith (2004). Microelectronic circuits (Fifth ed.). New York: Oxford. p. 552. ISBN 0-19-514251-9.
- PR Gray; PJ Hurst; SH Lewis; RG Meyer (2001). Analysis and design of analog integrated circuits (Fourth ed.). New York: Wiley. pp. §1.5.2 p. 45. ISBN 0-471-32168-0.
- IBM creates first graphene based integrated circuit
- Lin, Y.-M.; Valdes-Garcia, A.; Han, S.-J.; Farmer, D. B.; Sun, Y; Wu, Y; Dimitrakopoulos, C.; Grill, A; Avouris, P & Jenkins, K. A. (2011). “Wafer-Scale Graphene Integrated Circuit”. Science. 332: 1294–1297. doi:10.1126/science.1204428. PMID 21659599.
- Flexible graphene transistor sets new records – physicsworld.com
- freepatentsonline.com, HIGFET and method – Motorola
- Ionescu, A. M.; Riel, H. (2011). “Tunnel field-effect transistors as energy-efficient electronic switches”. Nature. 479 (7373): 329–337. doi:10.1038/nature10679. PMID 22094693.
- Poghossianb, Arshak (2002). “Recent advances in biologically sensitive field-effect transistors (BioFETs)”. Analyst. 127: 1137–1151. doi:10.1039/B204444G.
- Sarvari H, et al. (2011). “Frequency analysis of graphene nanoribbon FET by Non-Equilibrium Green’s Function in mode space”. Physica E: Low-dimensional Systems and Nanostructures. 43 (8): 1509–1513. doi:10.1016/j.physe.2011.04.018.
- Jerzy Ruzyllo (2016-09-15). Semiconductor Glossary: A Resource for Semiconductor Community. World Scientific. pp. 244–. ISBN 978-981-4749-56-5.
- Appenzeller, J.; Knoch, J.; Bjork, M. T.; Riel, H.; Schmid, H.; Riess, W. (November 2008). “Toward Nanowire Electronics”. IEEE Transactions on Electron Devices. 55 (11): 2827–2845. doi:10.1109/ted.2008.2008011. ISSN 0018-9383.
- Prakash, Abhijith; Ilatikhameneh, Hesameddin; Wu, Peng; Appenzeller, Joerg (2017-10-03). “Understanding contact gating in Schottky barrier transistors from 2D channels”. Scientific Reports. 7 (1). doi:10.1038/s41598-017-12816-3. ISSN 2045-2322.
- Miklos, Bolza. “What Are Graphene Field Effect Transistors (GFETs)?”. Graphenea.
- Allen Mottershead (2004). Electronic devices and circuits. New Delhi: Prentice-Hall of India. ISBN 81-203-0124-2.
- Slow Body Diode Failures of Field Effect Transistors (FETs): A Case Study.
- “Source-gated transistors for order-of-magnitude performance improvements in thin-film digital circuits
Revision Date 18 September 2018